|
| |
 Event
Calendar |
Come see Sequence Design at these Seminars
and Events. We're frequently adding new events to our calendar
so be sure to check back frequently.
|
July 26-31, 2009
Sequence Design's DAC Booth #3455 (North Hall)
Moscone Convention Center, San Francisco, CA
- Comprehensive RTL Design For Power™ Solution
- Automatic RTL Power Reduction: Clock, Memory and Datapath
- Production-Proven Timing-Aware RTL Power Analysis
- Powerful Graphical Interface for Power Debug
- Power Grid Integrity
- Signal Modeling and Rail Analysis for custom designs
Also see Sequence at
the following DAC Events:
Sequence Design, Inc. Exhibitor Forum Presentation on "Designing for Power"
Tuesday, July 28, 3:00-3:35 PM, Exhibitor Forum, Booth #4359 (North Hall)
Presenter: Jerry Frenkil, Sequence Design, Inc.
For details, visit: http://www.dac.com/events/eventdetails.aspx?id=95-523
|
| |
Do you barely have enough time to meet your functionality? And, are you now required to lower power while meeting the same chip schedule? Take advantage of the latest updates in PowerTheater and PowerArtist and:
Learn how to reduce power 10-50%+ during RTL design.
With 10X higher productivity.
Without requiring power expertise.
- June 4, 2009 - Event Over
- June 11, 2009 - Event Over
- July 2, 2009 - Accepting registrations now
 |
Thursday, July 02, 2009,
11:00 am to 12:00 pm IST,
For RTL Designers/Architects/Methodology Engineers |
|
|
| |
| |
ISQED, DoubleTree Hotel, San Jose,
CA, Donner Room
March 19, 2008 |
| |
ICM, Munich, Germany, room 04a
March 10, 2008 |
| |
Every Thursday 10:30AM-12 PST
October 18 through December 20, 2007 |
| |
Akihabara Convention Hall, Tokyo
November 8, 2007 |
| |
The Taj Residency, Bangalore
September 19, 2007 |
| |
Santa Clara, CA
August 15, 2007 |
| |
Hyderabad, India
July 30-31,2007 |
| |
San Diego, California,
June 4 - 8, 2007 |
| |
Acropolis, Nice, France, room Gallieni
4
April 18 |
| |
Acropolis, Nice, France
April 16 - 20, 2007 |
| |
|
| |
Monterey, CA
April 12 - 13, 2007
Holly Stump speaking on - Power Management Early
in the Design Flow: Exploration to Implementation
For more details: |
| |
|
| |
|
| |
San Jose, Austin and Boston
April 2007
Sequence will participate in TSMC Symposium, "The
Proven Path of Success," showing their complete low
power design flow.
For
more details: |
| |
|
| |
Pacifico Yokohama, Kanagawa,
January 25-26, 2007 |
Accelerating
Low Power Design: The New Industry Imperative
Bangalore, India
December 12, 2006
For more details: |
Bangalore,
India
January 06-10, 2007, |
Conference
Square M Plus
Mitsubishi Building, 2-5-2, Marunouchi Chiyodaku, Tokyo
December 7th, 2006 |
| |
The Most Targeted & Informative System-on-Chip (SoC) Conference
& Exhibit Event of the Year! Savant's International System-on-Chip
(SoC) Conferences & Exhibits have become one of the most
important technical and informative conferences for the
chip design community. Savant conferences are recognized
for their highly practical, educational content and for
their collaboration with major industry enablers and top
academic experts.
Panel: "EDA Challenges for Complex SoC and ASIC Designs" |
| |
Sophia Antipolis, France
October 4th & 5th, 2006
For
more details: . |
| |
Is Power
an Issue in your SoC Design?
Power-Aware
Design Flow Seminar for 130nm to 65nm SoCs
Would you like to reduce power consumption
up to 50%?
This
half-day seminar on SoC power issues, solutions and analysis
techniques is brought to you by Sequence Design, the leader
in low power design , and Arithmatica, the silicon math
company.
For more details:
. |
| |
|
| |
Past Events |
|
| |
|
|
|
|
